AOpen MK86-L Guide de l'utilisateur Page 63

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 157
  • Table des matières
  • DEPANNAGE
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 62
Running and Debugging Projects
Configuring the FPGA
When targeting Nios II hardware, you must configure the FPGA on the target board with your
project's associated SOPC Builder system. The factory-programmed SOPC Builder system (i.e.
the FPGA hardware design) on targets like the Nios development boards is different than your
project's SOPC Builder system. Therefore, your executable code does not run unless you
configure the FPGA with the expected SOPC Builder system.
You only need to configure the FPGA when you reset the board, or if the SOPC Builder system
file changes. Normally, you configure the FPGA once after you apply power to the board, and
the configuration persists through the duration of the Nios II IDE session.
Note: If you are targeting a board other than the Nios development board, you need to
configure the Quartus II programmer differently, as specified by the board designer. In
the Quartus II software, you can save the configuration settings to a Chain Description
File (.cdf), eliminating the need to configure the Quartus II programmer every time you
configure the device.
To configure the FPGA, use the Quartus II Programmer. The Quartus II Programmer is Altera's
tool for configuring FPGAs via a JTAG download cable, such as the USB Blaster.
To launch the Quartus II Programmer:
On Windows:
1. Switch to the Nios II C/C++ perspective, if necessary.
2. Click your project in the Nios II C/C++ Projects view.
3. On the Tools menu, click Quartus II Programmer....
On Linux:
1. Launch the Quartus II software.
2. On the Tools menu, click Programmer.
To configure the FPGA from the Quartus II Programmer:
1. Click Add File... in the Quartus II Programmer. The Select Programming File
dialog box appears.
2. Browse to the location of the hardware design that corresponds to your Nios
development board. For example, the directory used in the software development
tutorial is <Nios II EDS install path>/examples/verilog/<Nios development
board>/full_featured. On Windows, you are likely already in the proper
directory.
3. Select the SRAM object file (.sof) for your project and click Open.
4. Turn on the Program/Configure option for the target device.
5. Click Start. When the progress meter reaches 100%, configuration is complete.
Note: If Start is not enabled, click Hardware Setup to configure your Altera
59
Vue de la page 62
1 2 ... 58 59 60 61 62 63 64 65 66 67 68 ... 156 157

Commentaires sur ces manuels

Pas de commentaire